BEU CONNECT

Bihar Engineering University, Patna

B.Tech 4th Semester Exam., 2025

Code: 105401	***Subject: Computer Organization and***	***Time: 03 Hours***
Semester: IV	***Architecture***	***Full Marks: 70***

Instructions:-

(i) The marks are indicated in the right-hand margin.
(ii) There are NINE questions in this paper.
(iii) Attempt FIVE questions in all.
(iv) Question No. 1 is compulsory.

Q.1 Choose the correct option / answer the following (Any seven question only): **[2 x 7 = 14]**

(a) The unit responsible for fetching, decoding, and executing instructions is
- (i) ALU
- (ii) Control Unit
- (iii) Memory Unit
- (iv) I/O Unit

(b) Which addressing mode uses the contents of a register to determine the effective address?
- (i) Signed integers
- (ii) Indirect addressing
- (iii) Direct addressing
- (iv) Register addressing

(c) Two's complement representation is primarily used for
- (i) Signed integers
- (ii) ASCII characters
- (iii) Instruction opcodes
- (iv) Floating point numbers

(d) Booth's algorithm is used for
- (i) Floating point operations
- (ii) Division
- (iii) Character coding
- (iv) Multiplication

(e) In floating point representation, the part representing significant digits is called
- (i) Mantissa
- (ii) Exponent
- (iii) Sign bit
- (iv) Bias

(f) x86 architecture belongs to which processor family?
- (i) RISC
- (ii) EPIC
- (iii) CISC
- (iv) ARM

(g) Memory chips used in main memory are typically
- (i) Optical memory
- (ii) Magnetic tapes
- (iii) Flash
- (iv) DRAM

(h) USB is an example of
- (i) Networking device
- (ii) Standard I/O interface
- (iii) Storage device only
- (iv) Wireless protocol

(i) Pipeline speedup ideally increases with
- (i) Number of control units
- (ii) Number of pipeline stages
- (iii) Size of RAM
- (iv) Size of cache

(j) In cache memory, FIFO and LRU are examples of
- (i) Mapping techniques
- (ii) Replacement algorithms
- (iii) Addressing techniques
- (iv) Write policies

BEU CONNECT
LEARN • GROW • SUCCEED
Your Engineering Journey, Simplified
PYQs • SYLLABUS • RESULTS
AI DOUBT SOLVER • ATTENDANCE • GATE MOCK TESTS
Free • Fast • Made by students
GET IT ON Google Play
Scan QR to download
Search BEU Connect on Play Store

BEU CONNECT

Q.2 Solve both questions : **[7 x 2 = 14]**

(a) Explain the functional blocks of a computer with neat diagrams: CPU, Memory, and I/O subsystems.

(b) Explain addressing modes with examples. Compare at least five different addressing techniques.

Q.3 Solve both questions : **[7 x 2 = 14]**

(a) Explain all types of number representations: signed integers, fixed point, floating point, and character codes.

(b) Describe floating point arithmetic and explain overflow, underflow, normalization, and rounding.

Q.4 Solve both questions : **[7 x 2 = 14]**

(a) Describe shift-and-add multiplication and Booth's multiplication algorithm with examples.

(b) Explain the architecture of x86 processors. Discuss its registers, addressing modes, and instruction format.

Q.5 Solve both questions : **[7 x 2 = 14]**

(a) Describe the design of a simple hypothetical CPU including instruction set, datapath, and control design.

(b) Explain semiconductor memory organization with diagrams.

Q.6 Solve both questions : **[7 x 2 = 14]**

(a) Explain I/O transfer techniques: program-controlled I/O, interrupt-driven I/O, and DMA.

(b) Describe different types of interrupts: hardware, software, vectored, non-vectored, and exceptions.

Q.7 Solve both questions : **[7 x 2 = 14]**

(a) Explain the basic concepts of pipelining, including speedup and throughput. Discuss pipeline hazards.

(b) Describe parallel processors and the problem of cache coherency in shared memory systems.

Q.8 Solve both questions : **[7 x 2 = 14]**

(a) Explain cache memory organization. Discuss mapping techniques (direct, associative, set-associative), replacement algorithms, and write policies.

(b) Explain signed number representation using sign-magnitude, 1's complement, and 2's complement. Include advantages and disadvantages of each.

Q.9 Solve both questions : **[7 x 2 = 14]**

(a) Explain the organization of semiconductor memories such as SRAM and DRAM. Discuss refresh cycles, access times, and their applications.

(b) Discuss memory hierarchy design principles. Explain how access time, cost, and size influence memory organization.

BEU CONNECT
LEARN • GROW • SUCCEED
Your Engineering Journey, Simplified
PYQs • SYLLABUS • RESULTS
AI DOUBT SOLVER • ATTENDANCE • GATE MOCK TESTS
Free • Fast • Made by students
GET IT ON Google Play
Scan QR to download
Search BEU Connect on Play Store